Introduction
BiC-DMOS devices are widely used in many applications such as automotive, display driver and power supply management, etc. as BiC-DMOS devices can handle logic signal, analog signal and power management. Some applications request very high ESD (Electro Static Discharge) robustness and we studied ESD robustness improvement for VDMOS transistor because VDMOS has higher ESD robustness than LDMOS. In this paper, we propose B (balanced)-VDMOS transistor to achieve high ESD robustness. B-VDMOS transistor is optimized for cell layout to improve current flow uniformity by arranging the source numbers and we can improve about 50% ESD robustness.
Experiments
Specific on-resistance of VDMOS is inferior to LDMOS, but VDMOS is still used in harsh applications because of better ESD robustness. But VDMOS structure has weakness to ESD stress and we improved this weakness through this work. 2 type VDMOS transistors were fabricated in using 0.5um BiC-DMOS process. [1] , [2] Cross sections of VDMOS are shown in Fig.1 
Results and Discussion
Device structure Large size VDMOS for high current applications is fabricated shown in Fig.1 . In this C-VDMOS, current may concentrate between the nearest source and the drain at high gate voltage. So B -VDMOS layout is optimized to improve current flow uniformity by missing the source diffusion at the nearest source position. I-V characteristics I-V characteristics measurements were done by TLP to check not only the linear/saturation region but also the snapback region after avalanche breakdown. I-V characteristics are shown in Fig2 and Fig.3 . C-VDMOS has simple Turn on characteristics because C-VDMOS is destroyed after avalanche breakdown in this condition. Otherwise B-VDMOS has snapback characteristics after avalanche breakdown and B-VDMOS isn't destroyed after avalanche breakdown. As ESD protection region after Turn on or Trigging is very important [3] , Vg dependence of trigging current It1 and 2P nd P breakdown current It2 are shown in Fig.4 . As B-VDMOS has larger It2,B-VDMOS can discharge ESD current more safely than C-VDMOS.
ESD robustness Test
The device level ESD test is carried out. The result of HBM minus and MM plus/minus are over maximum value. ( HBM minus <-6.2KV, MM plus/minus >|400|V ) So we can only discuss the HBM plus test result shown in Table. 1 We can find the 50% progress from C-VDMOS to B-VDMOS. Moreover in system level ESD test, we recognized B-VDMOS product is superior to C-VDMOS one for harsh applications.
Simulation and Discussion
Simulated current flow and electron density before breakdown calculated by simulation are shown in Fig.5 . In C-VDMOS, current flows equally from each source to drain. But in Fig.2 when Vg becomes larger, drain current of B-VDMOS tends to saturate because of JFET effect and drain current of C-VDMOS isn't so clearly observed. This difference is considered the cause of the nearest source and in C-VDMOS large current flows from the nearest source to drain at large Vg. So when large ESD stress comes, current concentrates to the nearest source/drain and C-VDMOS finally becomes to the destruction. As B-VDMOS doesn't have the nearest source, current doesn't concentrate.
So B-VDMOS doesn't destroy after breakdown and goes to 2P nd P breakdown. And B-VDMOS can repeat snapback without the destruction and the electric characteristics degradation.
As B-VDMOS has high ESD robustness, B-VDMOS can realize the harsh applications.
Conclusions
We propose novel B-VDMOS with high ESD robustness. B-VDMOS can improve ESD current capability, since it has the second breakdown characteristics by preventing current concentration. 50% improvement of ESD robustness level in HBM plus test can be achieved. 
